I2S_RX_CLKM configuration register
I2S_RX_CLKM_DIV_NUM | Integral I2S clock divider value |
I2S_RX_CLKM_SEL | Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in. |
I2S_RX_CLKM_EN | Set 1 to enable i2s_rx function clock |
I2S_MCLK_SEL | This field is used to select master-clock. 0(default): clk_i2s_rx, 1: clk_i2s_tx |