Espressif Systems /ESP32-H2 /PCR /I2S_RX_CLKM_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2S_RX_CLKM_CONF

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0I2S_RX_CLKM_DIV_NUM 0I2S_RX_CLKM_SEL 0 (I2S_RX_CLKM_EN)I2S_RX_CLKM_EN 0 (I2S_MCLK_SEL)I2S_MCLK_SEL

Description

I2S_RX_CLKM configuration register

Fields

I2S_RX_CLKM_DIV_NUM

Integral I2S clock divider value

I2S_RX_CLKM_SEL

Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.

I2S_RX_CLKM_EN

Set 1 to enable i2s_rx function clock

I2S_MCLK_SEL

This field is used to select master-clock. 0(default): clk_i2s_rx, 1: clk_i2s_tx

Links

() ()